Login / Signup

A 40nm 0.35V 25MHz Half-Select Disturb-Free Bitinterleaving 10T SRAM With Data-Aware Write-Path.

Yifei LiJian ChenYuqi WangZihan YinHongyu ChenYajun Ha
Published in: CICC (2023)
Keyphrases