Login / Signup
Efficient Self-Reconfigurable Implementations Using On-chip Memory.
Sameer Wadhwa
Andreas Dandalis
Published in:
FPL (2000)
Keyphrases
</>
low cost
efficient implementation
memory usage
limited memory
real time
high speed
data sets
wireless sensor networks
query optimization
main memory
highly efficient
single chip
memory size
algorithms and data structures