Login / Signup
Two-level logic minimization for low power.
Sasan Iman
Massoud Pedram
Published in:
ICCAD (1995)
Keyphrases
</>
low power
logic circuits
power consumption
low cost
high speed
delay insensitive
single chip
wireless transmission
low power consumption
vlsi architecture
image sensor
high power
real time
digital signal processing
power reduction
vlsi circuits
cmos technology
digital circuits
signal processor