A low-power, high-performance approximate multiplier with configurable partial error recovery.

Cong Liu Jie Han Fabrizio Lombardi

Published in: DATE (2014)

Keyphrases

low power
error recovery
low power consumption
signal processor
low cost
power consumption
high speed
text understanding
error detection
single chip
plan generation
real time
video transmission
network coding
packet loss
cmos technology