Test Bus Sizing for System-on-a-Chip.

Vikram Iyengar Krishnendu Chakrabarty

Published in: IEEE Trans. Computers (2002)

Keyphrases

high speed
low cost
neural network
video sequences
real time
artificial intelligence
information systems
data structure
operating system
high density
single chip
physical design
vlsi implementation
analog vlsi