Login / Signup
Design and VLSI implementation of a novel concurrent 16-bit multiplier-accumulator for DSP applications.
D. V. Poornaiah
R. Haribabu
M. Omair Ahmad
Published in:
ICASSP (1) (1993)
Keyphrases
</>
vlsi implementation
vlsi architecture
signal processing
digital signal processing
pattern recognition
low complexity
hardware implementation