Login / Signup
Fast and Efficient On-Chip Interconnection Delay Modeling for High Speed VLSI Systems.
A. R. Aswatha
T. G. Basavaraju
Subir Kumar Sarkar
Published in:
ICETET (2008)
Keyphrases
</>
high speed
low power
high density
power dissipation
distributed systems
vlsi design
high speed networks
genetic algorithm
artificial intelligence
video sequences
management system
low cost
computer systems
cost effective
content addressable memory