A pseudo delay-insensitive timing model to synthesizing low-power asynchronous circuits.

Oscar GarnicaJuan LancharesRomán Hermida
Published in: DATE (2001)