A pseudo delay-insensitive timing model to synthesizing low-power asynchronous circuits.

Oscar Garnica Juan Lanchares Román Hermida

Published in: DATE (2001)

Keyphrases

delay insensitive
asynchronous circuits
low power
process algebra
low cost
power consumption
high speed
real time