Login / Signup

A Knapsack Methodology for Hardware-based DMR Protection against Soft Errors in Superscalar Out-of-Order Processors.

Rafael Billig TonettoDouglas Maciel CardosoMarcelo BrandaleroLuciano AgostiniGabriel L. NazarJosé Rodrigo AzambujaAntonio Carlos Schneider Beck
Published in: VLSI-SoC (2019)
Keyphrases
  • low cost
  • instruction set
  • real time
  • parallel algorithm
  • parallel computing
  • error detection
  • hardware design
  • high end
  • parallel execution