Login / Signup
An input pole tuned switching equalization scheme for high-speed serial links.
Sanquan Song
Jian Xu
Fengxiang Cai
Xin Ma
Zibing Yang
Matthew Becker
Larry Tate
Byungsub Kim
Samuel Palermo
William J. Bowhill
Published in:
MWSCAS (2015)
Keyphrases
</>
high speed
real time
learning scheme
high speed networks
low power