C
search
search
reviewers
reviewers
feeds
feeds
assignments
assignments
settings
logout
An 8bit 0.35-0.8V 0.5-30MS/s 2bit/step SAR ADC with wide range threshold configuring comparator.
Kentaro Yoshioka
Akira Shikata
Ryota Sekimoto
Tadahiro Kuroda
Hiroki Ishikuro
Published in:
ESSCIRC (2012)
Keyphrases
</>
wide range
multiscale
post processing
synthetic aperture radar
s box
neural network
image processing
high speed
parameter estimation
image reconstruction
sar images
random access memory
bit vectors
random number generator