Scheduling voter checks to detect configuration memory errors in FPGA-based TMR systems.

Nguyen T. H. Nguyen Ediz Cetin Oliver Diessel

Published in: DFT (2017)

Keyphrases

learning systems
data sets
management system
intelligent systems
complex systems
application specific
memory usage
parallel processors
neural network
expert systems
scheduling problem
building blocks
memory requirements