Login / Signup

A Systematic Methodology for Design and Worst-Case Error Analysis of Approximate Array Multipliers.

Takahiro YamamotoIttetsu TaniguchiHiroyuki TomiyamaShigeru YamashitaYuko Hara-Azumi
Published in: IEICE Trans. Fundam. Electron. Commun. Comput. Sci. (2017)
Keyphrases