Login / Signup
Efficient High Speed Compression Trees on Xilinx FPGAs.
Martin Kumm
Peter Zipf
Published in:
MBMV (2014)
Keyphrases
</>
high speed
data compression
hardware implementation
tree construction
frame rate
low power
field programmable gate array
machine learning
decision trees
lightweight
real time
efficient implementation
quadtree