Login / Signup

Implementation of Parallel Processors with Wafer Scale Integration.

Thomas K. CallawayEarl E. Swartzlander Jr.
Published in: IPPS (1992)
Keyphrases
  • parallel processors
  • integrated circuit
  • single processor
  • upper bound
  • efficient implementation
  • precedence constraints