Design, synthesis and evaluation of heterogeneous FPGA with mixed LUTs and macro-gates.

Yu Hu Satyaki Das Steven Trimberger Lei He

Published in: ICCAD (2007)

Keyphrases

hardware design
high speed
data sets
case study
computer aided
efficient implementation
evaluation method
user centered
single chip
logic circuits
assessment tool
formative evaluation