Login / Signup

Selective State Retention Power Gating Based on Gate-Level Analysis.

Shlomo GreenbergJoseph RabinowiczRon TsechanskiEugene Paperno
Published in: IEEE Trans. Circuits Syst. I Regul. Pap. (2014)
Keyphrases