A 2.5-V 2.0-Gbyte/s 288-Mb packet-based DRAM with enhanced cell efficiency and noise immunity.

Published in: IEEE J. Solid State Circuits (2001)

Keyphrases