Analysis of Systolic Penalties and Design of Efficient Digit-Level Systolic-like Multiplier for Binary Extension Fields.
Bimal Kumar MeherPramod Kumar MeherPublished in: Circuits Syst. Signal Process. (2019)
Keyphrases
- efficient implementation
- data analysis
- computationally efficient
- building blocks
- case study
- similarity measure
- signal processing
- statistical analysis
- design process
- cost effective
- design space
- social networks
- knowledge level
- optimal design
- hamming distance
- design decisions
- design patterns
- evolutionary algorithm
- user interface
- high level
- website