Login / Signup
A 1.6 GS/s, 16 times interleaved track & hold with 7.6 ENOB in 0.12 μm CMOS [ADC applications].
Simon M. Louwsma
E. J. M. van Tuijl
Maarten Vertregt
Peter C. S. Scholtens
Bram Nauta
Published in:
ESSCIRC (2004)
Keyphrases
</>
analog to digital converter
high speed
single chip
power supply
power consumption
circuit design
delay insensitive
low cost
orders of magnitude
artificial intelligence
learning process
low power
dynamic range
image sensor
real time tracking