A 14-bit 100-Msample/s subranging ADC.

Carl Moreland Frank Murden Michael Elliott Joe Young Mike Hensley Russell Stop

Published in: IEEE J. Solid State Circuits (2000)

Keyphrases

analog to digital converter
run length
bit vector
genetic algorithm
artificial intelligence
magnetic tape
real time
case study
data structure
artificial neural networks
bit parallel