High speed bit-level pipelined architectures for redundant CORDIC implementation.

Herbert Dawid Heinrich Meyr

Published in: ASAP (1992)

Keyphrases

high speed
low power
data sets
databases
information retrieval
efficient implementation
levels of abstraction
parallel architecture
shift register