Login / Signup
Evaluation on FPGA of triple rail logic robustness against DPA and DEMA.
Victor Lomné
Philippe Maurine
Lionel Torres
Michel Robert
Rafael Soares
Ney Calazans
Published in:
DATE (2009)
Keyphrases
</>
high speed
low cost
computational efficiency
evaluation criteria
evaluation model
multi valued
classical logic
real time
image processing
gold standard
logical framework
differential power analysis