Login / Signup
Toward Functional Safety of Systolic Array-Based Deep Learning Hardware Accelerators.
Shamik Kundu
Suvadeep Banerjee
Arnab Raha
Suriyaprakash Natarajan
Kanad Basu
Published in:
IEEE Trans. Very Large Scale Integr. Syst. (2021)
Keyphrases
</>
deep learning
systolic array
reconfigurable architecture
data flow
unsupervised learning
machine learning
unsupervised feature learning
parallel architecture
weakly supervised
mental models
deep architectures
training data
learning algorithm
viewpoint