Login / Signup

A simple design methodology for increased ESD robustness of CMOS core cells.

Albert Jan HuitsingTheo SmedesH.-U. Schroder
Published in: ESSCIRC (2003)
Keyphrases