Login / Signup

FPGA based fast and high-throughput 2-slow retiming 128-bit AES encryption algorithm.

Reza Rezaeian FarashahiBahram RashidiSayed Masoud Sayedi
Published in: Microelectron. J. (2014)
Keyphrases