Login / Signup
500 MHz 90 nm CMOS 2 \(\times \) VDD Digital Output Buffer Immunity to Process and Voltage Variations.
Chua-Chin Wang
Tsung-Yi Tsai
Yu-Lin Deng
Tzung-Je Lee
Published in:
Circuits Syst. Signal Process. (2019)
Keyphrases
</>
high speed
low cost
power consumption
power supply
cmos technology
digital libraries
power system
process model