Combining Formal Verification and Testing for Debugging of Arithmetic Circuits.

Jiteshri Dasari Maciej J. Ciesielski

Published in: DATE (2024)

Keyphrases

formal verification
program slicing
model checking
model checker
symbolic model checking
automated verification
bounded model checking
high speed
software testing
arithmetic operations
analog circuits
analog vlsi