An approach to synthesis delay semantics in VHDL.

Lixin Cheng Jinian Bian Yunyun Liu

Published in: CAD/Graphics (2009)

Keyphrases

formal semantics
program synthesis
real time
data sets
neural network
image processing
case study
high level
hardware design
functional programs