Login / Signup
Verification and validation of hierarchical CMOS gate array layouts.
Michael Payer
Published in:
Microprocess. Microprogramming (1987)
Keyphrases
</>
gate array
low power
high speed
low cost
power consumption
model checking
hierarchical structure
single chip
verification method
power supply
logic circuits
delay insensitive
real time
hierarchical model
vlsi circuits