A Technique to Reduce Peak Current and Average Power Dissipation in Scan Designs by Limited Capture.

Seongmoon Wang Wenlong Wei

Published in: ASP-DAC (2007)

Keyphrases

power reduction
power consumption
power dissipation
short circuit
low power
neural network
nm technology
real time
digital signal processing
cmos technology
chip design