Login / Signup
Design of UWB LNA in 45nm CMOS technology: Planar bulk vs. FinFET.
Davide Ponton
Pierpaolo Palestri
David Esseni
Luca Selmi
Marc Tiebout
Bertrand Parvais
Gerhard Knoblinger
Published in:
ISCAS (2008)
Keyphrases
</>
cmos technology
low power
spl times
power dissipation
case study
user interface
efficient implementation
image processing
design process
power consumption
parallel processing
design methodology
low voltage
real time
high speed
low cost
computer vision