Login / Signup
Improving instruction level parallelism through reconfigurable units in superscalar processors.
Tameesh Suri
Published in:
SIGARCH Comput. Archit. News (2007)
Keyphrases
</>
level parallelism
instruction set
parallel processing
multi core processors
low cost
general purpose
real time
hardware implementation
data structure
evolutionary algorithm
genetic programming
processing units
functional units