An efficient and reconfigurable VLSI architecture for different block matching motion estimation algorithms.

Xiao-Dong Zhang Chi-Ying Tsui

Published in: ICASSP (1997)

Keyphrases

block matching motion estimation
vlsi architecture
low complexity
computationally efficient
real time
computational complexity
vlsi implementation
neural network
multimedia
feature extraction
data structure
video coding