Login / Signup

Analyses and techniques for phase noise reduction in CMOS Hartley oscillator topology.

Ilias ChlisDomenico PepeDomenico Zito
Published in: Int. J. Circuit Theory Appl. (2017)
Keyphrases