Login / Signup
A Resource-Efficient Multiplierless Systolic Array Architecture for Convolutions in Deep Networks.
Yashrajsinh Parmar
K. Sridharan
Published in:
IEEE Trans. Circuits Syst. II Express Briefs (2020)
Keyphrases
</>
systolic array
parallel architecture
reconfigurable architecture
data flow
real time
resource management
management system
resource allocation
network structure
complex networks
network architecture