C
search
search
reviewers
reviewers
feeds
feeds
assignments
assignments
settings
logout
Self-Timed Approach for Reducing On-Chip Switching Noise.
Johanna Tuominen
Pasi Liljeberg
Jouni Isoaho
Published in:
VLSI-SOC (2003)
Keyphrases
</>
high bandwidth
high speed
noise model
low power
noise level
high density
analog vlsi
end to end
noisy data
image noise
low cost
signal processing
noise free
estimation error
vlsi implementation
additive noise
noise removal
evolutionary algorithm
noise reduction
denoising