Login / Signup
A geometric approach to chip-scale TSV shield placement for the reduction of TSV coupling in 3D-ICs.
Caleb Serafy
Bing Shi
Ankur Srivastava
Published in:
Integr. (2014)
Keyphrases
</>
random access memory
data sets
scale space
databases
neural network
image processing
low cost
hardware implementation
reduction method
circuit design