Timed Verification of Asynchronous Circuits.

Jesper B. Møller Henrik Hulgaard Henrik Reif Andersen

Published in: Concurrency and Hardware Design (2002)

Keyphrases

asynchronous circuits
model checking
timed automata
process algebra
petri net
delay insensitive
discrete event
finite state machines
artificial intelligence
distributed systems
formal verification