Verification of synthesized circuits at register transfer level with flow graphs.

Fridtjof Feldbusch Ramayya Kumar

Published in: EURO-DAC (1991)

Keyphrases

flow graphs
asynchronous circuits
flow graph
model checking
neural network
databases
supervised learning
higher level
transfer learning
formal verification
delay insensitive