Login / Signup
RDE-based transistor-level gate simulation for statistical static timing analysis.
Qin Tang
Amir Zjajo
Michel Berkelaar
Nick van der Meijs
Published in:
DAC (2010)
Keyphrases
</>
silicon dioxide
high speed
database
levels of abstraction
higher level
statistical analysis
simulation environment
hypothesis testing
low power
simulation model
statistical approaches
confidence intervals
lower level
simulation study
statistical models
mathematical model
multiscale