Login / Signup

RDE-based transistor-level gate simulation for statistical static timing analysis.

Qin TangAmir ZjajoMichel BerkelaarNick van der Meijs
Published in: DAC (2010)
Keyphrases