A novel double floating-gate unified memory device.

Neil Di Spigna Daniel Schinke Srikant Jayanti Veena Misra Paul D. Franzon

Published in: VLSI-SoC (2012)

Keyphrases

floating gate
genetic algorithm
neural network
feature selection
high dimensional
circuit design