A bit-interleaved systolic architecture for a high-speed RSA system.

Kiamal Z. Pekmestzi Nikos K. Moshopoulos

Published in: Integr. (2001)

Keyphrases

high speed
real time
management system
systolic array
database
neural network
software architecture
data sets
genetic algorithm
design considerations
layered architecture