Login / Signup
Power optimal Network-on-Chip interconnect design.
G. Vikas
Joy Kuri
Kuruvilla Varghese
Published in:
SoCC (2009)
Keyphrases
</>
power dissipation
network on chip
low cost
high speed
mobile devices
power consumption
low power
parallel computing
computer architecture