Login / Signup

Minimizing the energy-delay product of SRAM arrays using a device-circuit-architecture co-optimization framework.

Alireza ShafaeiHassan Afzali-KushaMassoud Pedram
Published in: DAC (2016)
Keyphrases
  • layered architecture
  • real time
  • high speed
  • software architecture
  • optimization method
  • architectural design
  • management system
  • energy consumption
  • design principles
  • data transmission