Static read stability and write ability metrics in FinFET based SRAM considering read and write-assist circuits.