Flushing-Enabled Loop Pipelining for High-Level Synthesis.

Steve Dai Mingxing Tan Kecheng Hao Zhiru Zhang

Published in: DAC (2014)

Keyphrases

high level synthesis
parallel processing
parallel architecture
pattern recognition
power consumption
data analysis
scheduling problem
higher order