Login / Signup

High-Performance CMOS Latch Designs for Recovering All Single and Double Node Upsets.

Jing GuoShanshan LiuXiaohui SuChunhua QiFabrizio Lombardi
Published in: IEEE Trans. Aerosp. Electron. Syst. (2021)
Keyphrases
  • power consumption
  • low power
  • low cost
  • flip flops
  • tree structure
  • high speed
  • cost effective
  • scientific computing
  • nm technology
  • delay insensitive
  • vlsi circuits