Login / Signup
A 2.5 Gbit/s CMOS optical receiver frontend.
Patrick Mitran
Felix Beaudoin
Mourad N. El-Gamal
Published in:
ISCAS (5) (2002)
Keyphrases
</>
focal plane
image sensor
power consumption
back end
high speed
low cost
analog vlsi
vlsi circuits
power supply
solid state
imaging systems
delay insensitive
circuit design
low power
infrared
single chip
fiber optic
low voltage
random access memory