Formal Verification of an Arbiter Circuit.

Chao Yan Mark R. Greenstreet Jochen Eisinger

Published in: ASYNC (2010)

Keyphrases

formal verification
model checking
automated verification
bounded model checking
high speed
model checker
analog circuits
circuit design
program slicing
symbolic model checking
electronic circuits
functional verification
artificial intelligence
formal specification